



NewBear Computing Store Ltd



HEAD OFFICE: 40 BARTHOLOMEW ST. NEWBURY BERKS. RG14 5LL Tel: (0635) 30505 Telex: 848507NCS

Newbear Computing Store

77 - 68 Disc Controller Board

Design Note 82

c. Copyright. 1980 Newbear Computing Store

40 Bartholomew St.

Newbury

Berks

Contents

<u>Section</u>	<u>Page</u>
Introduction	1-1
Hardware Description	2-1
Software Description	3-1
Construction Information	4-1
Interfacing to the Controller	5-1
Error Numbers	A-1
Example Interface Routines	B-1
2708 Source Listing	C-1

77 - 78 Disk Controller BoardUsers Manual1. Introduction

The 77-78 Disk Controller board provides an interface between the 77-78 microcomputer system and between one and four full size floppy disk drives. It has a very simple yet powerful command set which allows full control of the disk drives, and includes comprehensive error detection both in the commands and in the data written to or read from the disk.

Disk Format

This controller handles disks which are hard sectored; that is each sector is indicated by a hole on the disk itself, with a special hole to indicate the start of the track.

There are 77 tracks on each disk, each track being divided into 16 sectors of 256 bytes each. This gives a total disk capacity of 315392 bytes, more than 20% greater than the standard IBM format.

2. Hardware Description

The disk is based around the 6800 microprocessor, with the data interface to the disk being via the 6852 SSDA (Synchronous Serial Data Adaptor). The circuit will be described in sections, based on the block diagram, figure 2.1

(a) Address Buffers

The address buffers allow the 77-78 system to access both the RAM and the status latch on the disk controller board. Address lines A15-A10 are decoded to provide a board select line, placing the disk controller board between 8400H and 87FFH. The RAM occupies 8400H to 87FEH, with the status latch at 87FFH. Since both the 77-68 system and the on-board 6800 require access to the RAM, the address buffers on lines A9-A0 are only enabled while the controller is inactive, and are disabled during operation. While the controller is running, gates IC13, IC1 (1,2) and IC12 (1,2,4,5,6) allow the status latch to be accessed.

(b) Control Interface

The control interface generates all the control signals for enabling and disabling the 77-78 buffers, and provides the strobes for accessing the RAM from the 77-68. In addition, it provides the strobe which causes the controller board to commence its operation.

Buffer enabling is all controlled by the BUS ENABLE (BA) signal from pin 7 of the 6800. When the controller is inactive, BA is high which enables the address buffers and enables the strobes to the data buffers via IC15 (8,9,10 and 11,12,13).

Also, the control interface will enable the status latch output onto bit 7 of the data bus via IC2 (17,18), when the processor reads from address 87FFH. The status latch may be read regardless of the state of the controller.

The controller board operation is started by a write to address 87FFH. This causes a pulse to be generated by IC34 which feeds the interrupt (IRQ) input of the 6800. This commences operation as described in section 3 (software description).

(c) Data Buffer

These are bi-directional buffers which allow the 77-68 to access the RAM on the controller board. They are enabled by the control interface, but, as with the address buffers, only when the controller is inactive.

(d) M6800 Microprocessor

The 6800 microprocessor is the heart of the disk controller board. It controls all disk drives, such as moving the read/write head to the appropriate track and loading the head onto the disk, and also handles all data transfers to and from the disk.

When the disk-controller is inactive, the 6800 is in an idle condition whereby all its bus lines (address, data, control) are in a tri-state condition so that the 77-68 system may access the RAM. When an interrupt occurs, the 6800 exits the idle condition and executes the command requested by the 77-68 system. When the operation is complete, the 6800 returns to the idle condition.

(e) Program Memory

The program memory is a single 2708 UV erasable PROM which holds all of the program executed by the 6800 processor. The code occupies approximately 900 bytes of the 1024 bytes available. The program is described in section 3.

(f) Scratchpad Memory

This is the RAM referred to above. It consists of 2 x 2114 (or TMS 4045) 1K x 4 bit RAMs to provide a full 1K x 8 bits of RAM. This RAM has two purposes. Firstly it holds all the data required by the disk controller board for its operation, and secondly it holds the two buffers which are accessed by the 77-68, the read and write buffers. Each of these buffers is 256 bytes long, the same as a sector on the disk.

g) Clock Generator

The clock generator is dual purpose, providing a clock for both the 6800 and for the serial data interface. The clock to the 6800 is a two phase 1MHz 50-50 mark-space square wave. The serial interface requires two clocks, one a 1MHz 50-50 mark-space square wave, and the other a more complex wave form which is used to produce the write data wave form to the disk drive. All of the clock wave forms are derived from a 10MHz crystal oscillator to ensure stability.

h) Serial Data Interface

The major part of this is the 6852 SSDA which converts parallel data from the 6800 to serial, and serial data from the disk into parallel.

The recovered clock and data signals from the disk drive are fed to the SSDA via monostables which are used to clean the wave forms up and to ensure that the clocking edge falls within the data pulse.

j) Disk Drive Control and Status Interface

This is a set of output and input parts which control the drive functions such as drive select, loading the read/write head etc., and monitor the drive status lines such as track 0, write protect, sector etc. All of the signals between the controller and the disk drive are shown in figure 2.2.




Figure 2.1 77-68 Disk Controller Block Diagram




Figure 2.2 Disk Controller to disk drive Hardware Interface

3. Software Description

Disk Sector Format

Each sector on a disk has to contain more than just 256 bytes of data allocated to it. There is also the housekeeping and clocking information.

A complete sector is made up as follows:-

bytes	0-15	- all zeros	- clock run-in
byte	16	- 10000001	- synchronisation byte
bytes	17-27	- all zeros	
byte	28	- TRKNUM	- track number of current sector
byte	29	- SCTNUM	- sector number of current sector
bytes	30-41	- all zeros	
bytes	42-297	- data	- 256 data bytes
bytes	298-299	- checksum	- 16 bit checksum on data
bytes	300-315	- all zeros	- clock over-run

Bytes 0-15 are all zeros, which allow the clock recovery circuitry on the disk drive to become synchronised to the information read from the disk. Byte 16 synchronises the 6852 SSDA to the 8 bit data bytes.

Software

All the major routines held in the 2708 program memory on the disk controller are shown in outline flow chart form in figures 3.1. to 3.9. In addition there are a number of minor routines associated with control of the interface or the drive which are adequately described by the comments in the program listing in appendix C.

The major routines are more fully described in the following sections

3.1/ Disk Hardware Interface

Up to four disk drives may be controlled by the controller board. All control and status information passes through a single 8 bit output port and a single 8 bit input port. Both of these are at address 8000H.

Control Port

bit	7	6	5	4	3	2	1	0
	UL	HL	WG	IN	ST	EN	DI	DO

UL = Unload Read/Write Head

HL = Head Load

WG = Write Gate (enable write to disk)

IN = Set head step direction to IN

ST = Step head by one track

EN = Enable drive selection

DI,DO= Drive number to select

Status Port

bit	7	6	5	4	3	2	1	0
	HS	TZ	RDY	WP	S3	S2	S1	S0

HS = Head Loaded

TZ = Head at track zero

RDY = Drive in ready

WP = Disk in write protected

S3-S0= Current Disk Sector

3.2 Restrt and Rentry routines (figure 3.1)

The routine RESTRT will be entered whenever the system reset switch is operated. It will initialise the 6852 serial interface chip, and will then set to track zero the read/write heads on all the drives attached to the controller. This has to be done since there is no absolute reading as to the position of the read/write head, only a relative one found by counting track step pulses from track zero. Whenever track zero is requested, the controller executes this special seek looking for bit 6 of the status port to become one.

Once all the drives have been initialised, sector eight of track zero will be brought off the disk in drive zero into the read buffer. This allows a loader program at this track and sector to be brought automatically off the disk to be moved into user RAM, and executed to bring in a full operating system. This facility is used by BEARDOS, the disk operating system designed to work with the 77-68 and this disk controller board.

The main command loop is now entered at RENTRY. This is the re-entry point from all the sub routines called by the command loop. The processor will enable interrupts, and then execute a WAI instruction, which causes the 6800 to halt and set its address, data, and control buses to tri-state allowing the 77-68 to access the RAM on the controller. When the controller is to be started up, the 77-68 writes to address 87FFH which generates an interrupt to start the program running again.

The control loop now reads the op code from the RAM, checks for valid range (1-8) loads the address of the relative routine and calls it. On return, an error code in ACC-B is saved in the RAM, and the processor returns to its halted condition.

3.3./ Read Routine (Figures 3,2,3,3,4)

With any mass storage system, errors will occur from time to time. Some of these are non-recoverable (eg data corruption on the disk) whereas some may be recovered by re-reading the sector. The READ routine on the controller does just that. Referring to figure 3.2., the top level READ flowchart, it may be seen that nine reads are executed before an unrecoverable error is reported. If the first three reads are unsuccessful, the head is stepped one track and three more reads are attempted. If these are also unsuccessful, a seek to track zero is executed, and only if the last three reads are unsuccessful, is an error reported. This method allows for dirt on the head, power supply glitches etc. to be ironed out.

The actual disk read routine, READ 1 (figure 3.4.), is called once the read/write head is at the required track. The head is loaded, the required sector is found, and the sector is read into the Read Buffer.

Once in, the following checks are performed on the information:-

- (1) The checksum is calculated for the data read, and compared with the checksum recovered from the disk.
- (11) The track and sector numbers recovered from the disk are compared with the requested track and sector numbers.

If either of these checks fails, an error will be reported

3/4 WRITE routine (figures 3.5, and 3.6.)

There are two modes of operation of the WRITE routine, depending on whether verification was requested or not:-

- (1) If verifying was not requested, the sector will be written and the routine will return immediately.
- (11) If verifying was requested, the write will be followed by a READ3 to verify that the sector can be read correctly. If not this procedure will be done twice more before an error is reported, as in the READ routine.

The actual disk write routine, WRITE1 is shown in fig. 3.6. Before writing the sector to the disk, all of the housekeeping bytes must be setup, as mentioned at the beginning of this section, and the data checksum is calculated. Then the head is stepped to the required track, the required sector found and the serial interface enabled for writing. Then the sector is written, and the serial face is disabled.

3.4./ GETTRK routine (figure 3.7.)

This routine will seek the requested track. If track zero was specified the special routine to seek track zero will be called, as this allows the hardware and software to check that it is in step as far as track number is concerned, as a hardware signal is produced when the head is at track zero. Otherwise the head will be moved the required number of steps from the current head position.

3.5./ INIT routine (figure 3.8)

This is the routine which initialises the required drive. It is called whenever RESTRT is executed to initialise all of the drives present, or it may be called as a user command from the 77-68. It initialises the control port (just a precaution), selects the required drive, seeks to track zero, and then de-selects the drive.

3.6./ FORMAT routine (figure 3.9.)

The FORMAT routine is used to initialise the disk itself. It will write to the disk all the track and sector and clock information, and set all the data in all sectors to zero. It first seeks track zero to initialise the drive, then steps out to the last track (track 76). Then every sector is written to in that track. After each track is written, the head will step in to the next track, and so on until track zero has been written, when the routine will exit.

All disks MUST be formatted before use, otherwise it will be impossible to read from the disk.




Figure 3.1 Flowchart for RESTRT and RENTRY




Figure 3.2 Flowchart for READ




Figure 3.3 Flowchart for READ3




Figure 3.4 Flowchart for READ1




Figure 3.5 Flowchart for WRITE




Figure 3.6 Flowchart for WRITE1




Figure 3.7 Flowchart for GETTRK




Figure 3.8 Flowchart for INIT




Figure 3.9 Flowchart for FORMAT

4/ Construction Information

The 77-68 disk controller board is a complex piece of equipment, and construction should not be undertaken by anyone without experience in soldering, since badly soldered joints or track shorts will certainly prevent correct operation of the board and may damage some of the more sensitive integrated circuits.

Constructional details are given step-by-step with testing details and testing programs. A multimeter is required for testing (minimum 10,000 ohms/volt and an oscilloscope could be useful if faults occur.

4.1./ Construction and part testing

(a) Insert all wire links. These should ideally be in thin insulated wire, although the long power supply runs may be in bare tinned copper wire. Once all the links have been inserted, GO BACK AND CHECK THEM ALL AGAIN! It is very easy to miss one, and it is far easier to find it now than when all of the components are inserted.

(b) Insert all sockets: These should be as follows:-

1 x 40 pin for IC21 (the 6800)
 2 x 24 pin for IC22 (6852) and IC23 (2708)
 2 x 18 pin for IC24 and IC25 (2114 or TMS40145)

(c) Insert all passive components:-

Resistors R1 to R26
 Capacitors C1 to C10
 Diode D1
 Transistors TR1

DO NOT INSERT THE 10MHz CRYSTAL YET

(d) Insert the following components:-

IC1 74LS04
 IC4 74LS04
 IC11 74LS27
 IC12 74LS20
 IC13 74LS30
 IC14 74LS30
 IC16 7437
 IC17 74LS04

Insert the board into the 77-68 system, and enter the following program into the 77-68 memory at address 0100H:-

```
0100 B7 87FF
0103 7E 0100
```

Put the multimeter on the 0-10V range onto IC1 pin 10. The reading should be less than 0.4 volts. Execute the above program from address 0100. The voltmeter reading should rise about 0.8 volts. Operate the 77-68 RESET switch.

Change byte 0100H to B6. Put the multimeter on IC17 pin 10, and repeat the above test.

This has now checked the address decoding logic.

(e) Insert the following components:-

```
IC5    81LS97
IC6    81LS97
IC9    74LS157
IC15   74LS00
IC24   2114 (or TMS40L45)
IC25   2114 (or TMS40L45)  into sockets
```

TAKE CARE WITH IC24 AND IC25 - They are easily damaged by careless handling.

Insert the board into the 77-68 system. Use the system monitor memory change command to change memory at address 8400H. If this works correctly, it shows that the RAM on the controller board can be accessed by the 77-68.

Now use the memory change command on address 87FFH. Try to change it to 5AH. This should fail, since this address of the RAM cannot be accessed as it is the address of the controller board status latch.

(f) Insert the following components:-

```
IC2    81LS97
IC10   74LS08
IC28   74LS74
```

Operate the 77-68 RESET switch. Use the monitor memory change command on address 87FFH. The current data should be FFH. Connect IC17 pin 9 to 0 volts, and release it. Re-read address 87FFH. It should now be 7FH. This has now checked all of the 77-68 interface logic.

(g) Insert the crystal. Insert the board into the 77-68 system and check the voltage on IC4 pin 12. It should be about 1 volt. This checks that the 10 MHz oscillator is working.


(h) Insert the following components:-

IC7	74LS290
IC8	74LS74
IC18	74LS160
IC26	74LS139
IC33	7402

Insert the board into the 77-68 system. Check the voltages on IC8 pin 9, IC33 pin 10 and IC33 pin 13. All should be about 1 volt. These check that the clock generator circuits are working.

Attach the voltmeter onto IC16 pin 8. The voltage should be greater than 2 volts, although the exact value doesn't matter. If IC15 pin 1 is shorted to 0V, the voltage on IC16 pin 8 should drop slightly. This checks the data out to the disk drive is switching correctly.

On an oscilloscope, the voltage on IC16 pin 8 will be as follows:-



(j) Now insert the remainder of components, leaving IC21, IC22, IC23 until last. CARE MUST BE TAKEN WITH THESE ICs AS THEY ARE STATIC-SENSITIVE. The components to be inserted are:-

IC3	81LS97
IC19	81LS97
IC20	74LS161
IC21	MC6800
IC22	MC6852
IC23	2708 with BEAR controller program
IC27	74LS175
IC29	74LS04
IC30	74LS138

IC31	74LS08
IC32	74LS32
IC34	74LS74
IC35	74LS123
IC36	7417
IC37	7417
IC38	74LS122
IC39	74LS175

The controller board should now be fully equipped. Before further testing, however, the disk drive must be modified slightly by use of the user-selectable links on the board on the disk drive. This is to allow the read/write head to be loaded and unloaded independently of the drive select signal.

On the DRI 7200 drive, this is done by removing the wire between pins 14 and 16 of IC header PP2, and connecting a wire between pins 14 and 3 of PP2.

On the DRI 7100 drive, this is done by removing the wire between HL and SI next to the edge connector and connecting a wire between HL, I/O Pin 18, and RHL.

Now insert the controller board into the 77-68 system, connect disk drive zero to both the controller board and to its power supplies, and insert a disk into the drive.

Operate the 77-68 RESET switch. The disk drive read/write head should now move to track zero, the head should load onto the disk, and then unload.

If this does not happen, then:-

(1) check all the power supplies to the disk drive are present, and correct (+5v, +24v, 240v AC)

(2) check all the power supplies to the controller board are correct (+5v, +12v, -12v)

(3) check all of the soldering on the board for short circuits between tracks, or unsoldered or badly soldered joints

(4) check all the wire links have been inserted

(5) check the disk was inserted correctly, and that the door was fully shut.

5/ Interfacing to the controller

To the 77-68 system the controller looks like a 1K byte block of memory between addresses 8400H and 87FFH. The parts of this 1K block which are required by a user program are as follows:-

842AH to 8529H - 256 byte write buffer
8559H to 8658H - 256 byte read buffer

8660H - Opcode for required operation (1-8)
8661H - Drive number to access (0-3)
8662H - Track number to access (0-76)
8663H - Sector number to access (0-15)
8664H - Returned error code (0-13)

These are only locations which the user need ever access. However, for debugging or experimental purposes the other memory locations used are given in the assembly code and listing in Appendix C.

5.1 Opcodes

The following is a list of the operations which may be performed by the controller:-

Opcode = 1 - Read a sector into the read buffer
2 - Write a sector from the write buffer
3 - Write a sector and verify it
4 - Seek a track
5 - Load the read/write head onto the disk
6 - De-select the selected drive
7 - Initialise a drive
8 - Format a new disk

5.2. Parameters

The drive number is a value between 0 and 3 corresponding to drive 0 to 3. The drive number is required for all operations except for de-selecting the selected drive (opcode = 6)

The track number is a value between 0 and 76 corresponding to the 77 tracks on the disk. The track number is required for reading and or writing a sector, and seeking a track (opcodes 1,2,3, and 4)

The sector number is a value between 0 and 15 corresponding to the 16 sectors on each track. The sector number is required for reading or writing a sector (opcodes 1,2,3)

If any values for the parameters other than those mentioned above are setup, an error will occur (if the parameter was required for the operation performed)

5.3. Controller Status

At address 87FFH is a command/status latch which is used for starting and checking the operation of the of the disk controller. Once the required buffers and parmeters have been set up, a write to address 87FFH will start the disk controller operation . Reading from address 87FFH will inform the user of the state of the controller. If bit 7 is zero, the controller is free. The controller RAM may only be accessed when bit 7 is zero.

5.4. Notes for users

The following additional notes are to help users of the 77-68 disk controller:-

- (1) Never operate the 77-68 RESET switch when the disk read/write head is loaded onto the disk, unless it has been there for at least 10 seconds without moving.
- (2) Always format a new disk before attempting to perform any read or write operations on it
- (3) Whenever the RESET switch is operated, the controller will load track 0 sector 8 into the read buffer. This is intended for bringing a system loader off a disk to be executed, and bring the full system off the disk. This loader must be moved into user memory first, however.

Appendix A Error Numbers

After any operation of the disk controller has been completed, the error status at address 8664H should be checked. This will be zero if no error occurred in the last transfer, or will contain a value which gives the error which occurred. These errors are given below:-

- 00 No error detected
- 01 Track zero seek error
- 02 Attempt to select drive number > 3
- 03 Drive not ready or non-existent
- 04 Attempt to seek to track > 76
- 05 Attempt to write to write protected disk
- 06 Write error (write with verify only)
- 07 Attempt to seek to sector > 15
- 08 Checksum error on read
- 09 Track just read not same as requested track
- 10 Sector just read not same as requested sector
- 11 Invalid command
- 12 Disk transfer error
- 13 Track seek error

Processing on the disk controller will terminate as soon as an error is detected, and only the first error detected will be reported, so if more than one error exists a second error may occur when the first one is cured.

Appendix B Example Interface Routines

This appendix contains examples of software drivers for the disk controller board.

1/ Recommended Driver

This is the driver routine used in BEARDOS, the Disk operating system written to run with the 77-68 disk Controller board. It makes full use of the facilities of the controller board, and also has a built-in 3 second timeout in case the controller board fails to respond

; DISK CONTROLLER ADDRESSES

```
; OPCODE      EQU      8660H      ; REQUIRED OPERATION
; DRVWNT      EQU      8661H      ; REQUIRED DRIVE
; TRKWNT      EQU      8662H      ; REQUIRED TRACK-SECTOR
; ERCODE      EQU      8664H      ; RETURNED ERROR CODE
; DSTAT       EQU      87FFH      ; CONTROLLER STATUS LATCH
```

```
; ENTR = POINT
; ACCA = DRIVE NUMBER
; ACCB = CONTROLLER OP-CODE
; IX   = TRACK-SECTOR NUMBER
```

```
;
DSKRUN: BSR      DSKEND    ; WAIT UNTIL CONTROLLER IS FREE
        STX      TRKWNT   ; SAVE TRACK-SECTOR
        STAB     OPCODE    ; SAVE CONTROLLER OP-CODE
        STAA     DRVWNT    ; SAVE DRIVE NUMBER
        STAA     DSTAT     ; START CONTROLLER OPERATION
        RTS
```

; GET DISK CONTROLLER FREE AND CHECK FOR ERRORS

```
;
DSKEND: PSH      B          ; SAVE ACCB
        STX      SAVEIX    ; AND IX
        LDX      I,0
TIMOUT: TST      DSTAT      ; GET CONTROLLER STATUS
        BPL      DISKND     ; IF BIT 7 = 0, CONTROLLER IS FREE
        BSR      RETN       ; ELSE DELAY
        BSR      RETN
        DEX          ; DECREMENT TIMEOUT COUNT
        BNE      TIMOUT
        LDAA     I, TIMERR   ; IF TIMEOUT COUNT REACHES ZERO,
        BRA      DERRR      ; GO AND REPORT ERROR
```

```
; DISKND: LDAB     ERCODE    ; IF CONTROLLER FREE, GET ERROR CODE
        CLR      ERCODE     ; CLEAR ERROR LOCATION ON CONTROLLER
        TSTB     ; TEST ERROR CODE
        BNE      DISKER     ; IF NON ZERO, GO AND REPORT ERROR
```

```

        LDX     SAVEIX ;ELSE RESTORE IX
        PULB    ;AND ACCB
RETN    RTS
;
DISKER  LDAA    I,DSKERR;ERROR - DISK CONTROLLER ERROR
;
DERROR  INS          REMOVE ACCB FROM STACK

        Disk error reporting routine
        (Error reporting routine number in ACCA, Controller
        error in code ACCB)

```

This recommended driver is 55 bytes long excluding the error reporting routine but it does ensure that the software in the 77-68 can never get totally locked up, and it also has comprehensive reporting of errors. In addition, once an operation has started, the 77-68 software continues processing until it requires to access the controller board again.

2/ SIMPLE DRIVER

The simpler Driver is only 32 bytes long but does not have such comprehensive fault testing as the recommended driver.

```

;
;ENTRY POINT
;
DSKRUN: BSR     DSKEND ;WAIT UNTIL CONTROLLER IS FREE
        STX     TRKWNT ;SAVE TRACK-SECTOR
        STAB    OPCODE ;SAVE CONTROLLER OP-CODE
        STAA    DRVWNT ;SAVE DRIVE NUMBER
        STAA    DSTAT ;START CONTROLLER OPERATION
        RTS
DSKEND: PSHB    ;SAE ACCB
DLOOP:  TST     DSTAT ;TEST CONTROLLER STATUS
        BMI     DLOOP ;LOOP UNTIL BIT 7 = 0
        LDAB    ERCODE ;WHEN CONTROLLER FREE, GET ERROR CODE
        BNE     DERROR ;IF NON-ZERO, HAVE ERROR
        PULB    ;ELSE RESTORE ACCB
        RTS
DERROR: INS          ;IF ERROR
        CLR     ERCODE
        REPORT  ERROR      (Controller error number in ACCB)

```

In the case of either of the above driver routines if it is required to access the read or write buffers on the controller board, the sub-routine DSKEND should be called first to ensure that the controller is free and that it can be accessed by the 77-68

ASM80 IF1:FLOPPY.CTL NOSYMBOLS

ISIS-II 8080/8085 MACRO ASSEMBLER, V2.0

MODULE	PAGE	1
--------	------	---

LOC 08J

SOURCE STATEMENT

```

$MACROFILE
$INCLUDE((IF1)M800.DEF)
$NOPERATING NOCOND SAVE LIST
$
$ CROSS-ASSEMBLER FOR MOTOROLA 6800, V1.0
$
$ *****
$ ***** DO NOT USE COND/NOCOND *****
$ ***** DO NOT USE GEN/NOGEN *****
$ ***** DO NOT USE RELOCATION *****
$ ***** DO NOT USE MACROS *****
$ ***** DEFINE DATA AREAS FIRST *****
$
$ *****
$ ***** $NOLIST *****
$ ***** $RESTORE *****

```

FLIPPY DISK DRIVER ROUTINES V0.0

#COPYRIGHT 1978
 #WRITTEN BY DAVE HOWLAND
 #CONTROLLER CARD
 #PLOTTER PAPER DRIVER ROUT

[illegible]


```

0040      !STACK! RMB      40H      !CONTROL PROCESSOR STACK
!
!
!STACK POINTER
!
03F7      STKPTR EQU      3F7H      !INITIALISE STACK POINTER
!
!
!WRITE BUFFER
!
0010      SYNBT EQU      WRTEBUF+10H
0011      WRBTFT EQU      WRTEBUF+11H
001C      TRKNUM EQU      WRTEBUF+1CH
001D      SCTNUM EQU      WRTEBUF+1DH
002A      WRDATA EQU      WRTEBUF+2AH
012A      WCKSUM EQU      WRTEBUF+12AH
012B      WBUFND EQU      WRTEBUF+12BH
!
!
!READ BUFFER
!
014B      TRAKTW EQU      RDBUFF+0BH
014C      SECTIN EQU      RDBUFF+0CH
0159      RDATA EQU      RDBUFF+19H
0259      RCKSUM EQU      RDBUFF+119H
025A      RBUFND EQU      RDBUFF+11AH
!
!
!I/O PORT ADDRESSES
!
4010      SEDAC1 EQU      4010H
4010      SEDAST EQU      4010H
4010      SEDAP1 EQU      4011H
4011      SEDAP2 EQU      4011H
4011      SEDACR EQU      4011H
8000      CLOUT EQU      8000H
8000      STATUS EQU      8000H
!
!
!SSDA DATA
!
000B      SELC2 EQU      00001011B
004B      SELC3 EQU      01001011B
008B      SELSTN EQU      10001011B
00CB      RESET EQU      11001011B
001C      SETC2 EQU      00011100B
000E      SETC3 EQU      00001100B
00B1      SYNCH EQU      10000001B
00C2      TRANEN EQU      11001001B
00C9      RDA EQU      00000001B
0001      TDRA EQU      00000010B
0002      !
!
!ERROR NUMBERS
!
000B      !SERIAL INTERFACE PORT INITIALISATION
004B      !SERIAL INTERFACE PORT MASTER RESET
008B      !SERIAL INTERFACE PORT MASTER RESET
00CB      !DATA SYNC WORD
001C      !DATA SYNC SEARCH CONTROL WORD
000E      !ENABLE TRANSMIT SECTION
00B1      !RECEIVE DATA AVAILABLE MASK
00C2      !TRANSMIT DATA REGISTER AVAILABLE MASK

```

```
0001      !
0002      !TZERR      EQU      01H
0003      !INVALD      EQU      02H
0004      !DUNRDY      EQU      03H
0005      !TKERR      EQU      04H
0006      !WRCTI      EQU      05H
0007      !WRTRR      EQU      06H
0008      !SCTRR      EQU      07H
0009      !CKSMR      EQU      08H
0010      !TKRER      EQU      09H
0011      !SECEP      EQU      10H
0012      !NCHMD      EQU      11H
0013      !DSKTD      EQU      12H
          !TKSKR      EQU      13H
          !
          !
          !DELAY CONSTANTS
          !
          !DEL4      EQU      750
          !DEL14     EQU      1750
          !DEL30     EQU      3750
          !
          !
          !CONTROL FUNCTION MASKS
          !
          !UNLOAD      EQU      10000000B
          !NOTULD      EQU      01111111B
          !REDLDD      EQU      01000000B
          !NOTLDD      EQU      10111111B
          !ACATON      EQU      00100000B
          !NOTOFF      EQU      11011111B
          !DJN         EQU      00010000B
          !DOUT        EQU      11101111B
          !STEPHI      EQU      00001000B
          !STEPLO      EQU      11101111B
          !DRIVEN      EQU      00000100B
          !DSELT       EQU      11110111B
          !ASKNUM      EQU      00000011B
          !SELDO       EQU      11111100B
          !
          !
          !STATUS WORD MASKS
          !
          !HSTAT      EQU      10000000B
          !TRZERO      EQU      01000000B
          !RDY        EQU      00100000B
          !WRPRT       EQU      00010000B
          !SECTOR      EQU      00001111B
          !
          !LOADER TRACK-SECTOR
          !
          !LOADTS      EQU      0008H
          !
          !
          !SET BASE ADDRESS OF PROGRAM
```

```

FC00      ORB      OFC00H
;
;
; INITIALISE THE SELECTED DRIVE
;
INIT:      BSR      INIT1
          BCS      ERROR1
          CLRB
ERROR1:    RTS
INIT1:     BSR      OUTCTL
          HDUNLD
          ISELECT REQUIRED DRIVE
          IBRANCH IF ERROR
          ISECK TO TRACK ZERO
          IBRANCH IF ERROR
          IDESELECT DRIVE
          INITE1: RTS
;
;
; IFIND TRACK ZERO, AND RESET THE TRACK COUNTER
;
TRKZER:    LDAA     STATUS
          BITA      I,TRZERO
          BNE      ZREADY
          LDAA      I,100
          LOOPCT
          DIROUT
          BSR
          TZLOOP:   LDAA     BITA
          BITA      I,TRZERO
          BNE      ZFOUND
          BSR      STEP
          DEC      LOOPCT
          BNE      TZLOOP
          LDAB      I,TKZERR
          SEC
          RTS
          ZFOUND:   LDX
          ZDELAY:   DEX
          ZREADY:   BSR      GETCNT
          CLC      O-X
          RTS
;
; SET DIRECTION BIT TO 'IN'
;
DIRIN:     LDAB     CONTRL
          I,DIRIN
          OUTCTL:   STAB     CONTRL
          STAB     CTLOUT
          RTS
;
FC00 8D04
FC02 2501
FC04 3F
FC05 3F
FC07 8D41
FC09 BFC0
FC0C 8D44
FC0E 2507
FC10 8D04
FC12 2503
FC14 8AFEE
FC17 3F

FC18 B48000
FC1B B540
FC1D 251F
FC1F B564
FC21 B70266
FC24 8D2B
FC26 B68000
FC29 B540
FC2B 260B
FC2D B057
FC2F 7A0266
FC32 26F2
FC34 C601
FC36 0D
FC37 3F
FC38 CE06D6
FC3B 09
FC3C 26FD
FC3E BDFC78
FC41 6F00
FC43 0C
FC44 3F

FC45 F40265
FC4B CA10
FC4A F70265
FC4D F78000
FC50 3F

```

ENTRY POINT FOR EXTERNAL INITIALISE CALL

INTERNAL ENTRY POINT
 I CLEAR CONTROL PORT AND CONTROL BYTE
 I SELECT REQUIRED DRIVE
 I BRANCH IF ERROR
 I SECK TO TRACK ZERO
 I BRANCH IF ERROR
 I DESELECT DRIVE

IFIND TRACK ZERO, AND RESET THE TRACK COUNTER

LOAD STATUS BYTE
 I TEST TRACK ZERO BIT
 I IF ALREADY AT TRACK ZERO, EXIT
 I MOVE VALUE 100 INTO LOOP COUNT
 I SET STEP DIRECTION TO OUT
 I LOAD STATUS BYTE
 I TEST TRACK ZERO BIT
 I EXIT IF AT TRACK ZERO
 I IF NOT, STEP OUT ONE TRACK
 I DECREMENT LOOP COUNT
 I IF LOOP COUNT REACHES ZERO, HAVE ERROR,
 I IF MAXIMUM NUMBER OF STEPS SHOULD BE 77
 I SET CARRY BIT (TO INDICATE ERROR)
 I DELAY 14MBEC TO ALLOW HEAD TO SETTLE

I GET POINTER TO CURRENT TRACK NUMBER
 I AND SET TRACK NUMBER TO ZERO
 I CLEAR CARRY (NO ERROR)

I LOAD CONTROL BYTE
 I SET DIRECTION BIT HIGH
 I STORE MODIFIED CONTROL BYTE
 I OUTPUT TO CONTROL PORT

```

FC51 F60265      I,SET DIRECTION BIT TO 'OUT'
FC54 CAEF        I,DIROUT! LDAB CONTROL
FC56 20F2        ANDR I,DIRUT
                  ANDR OUTCTL
                  ,
                  ,
                  ,
FC58 F60261      I,SELECT REQUIRED DISC DRIVE
FC5B C103        DSKSEL! LDAB DRUMNT
FC5D 2221        CHPB I,3
FC5F B60265      RHI NOTDRV
FC62 B403        LDAA CONTROL
FC64 11          ANDA I,DSKINH
FC65 2708        CBA DRVSAM
FC67 BD77        BEQ H00LD
FC69 B60265      BSR H00LD
FC6C 84FC        LDAA CONTROL
FC6E 1B          ANDA I,SELINO
FC6F BA04        ABA I,DRIVEN
FC71 B78000      DRVSAM! ORAA CTLOUT
FC74 B70265      STAA CONTROL
FC77 B68000      LDAA STATUS
FC7A B520        BITA I,READY
FC7C 2706        BEQ NOTRDY
FC7E 0C          ENDSL! CLC
FC7F 39          RTS
FC80 C602        NOTDRV! LDAB I,INVALID
FC82 0B          SEC
FC83 39          RTS
FC84 C603        NOTRDY! LDAB I,DUNRDY
FC86 0D          SEC
FC87 39          RTS
                  ,
                  ,
                  ,
FC88 37          I,STEP ONE TRACK IN SELECTED DIRECTION
FC89 F60265      STEP! PSHB CONTROL
FC8C CA08        LDAB I,STEPHI
FC8E F78000      STAB CTLOUT
FC91 CAF7        ANDR I,STEPLO
FC93 F78000      STAB CTLOUT
FC94 BD60        BSR GETONT
FC9B C510        BITB I,DIN
FC9A 2A04        BNE STEPIN
FC9C 6A00        DEC O,X
FC9E 2002        BRA STEPEX
FCAD AC00        STEPIN! INC O,X
FCAE CE02EE      STEPX! LDX I,DEL6
FCAS 09          SDelay! DEX
FCAB 2AFD        BNE SWELAY
FCAB 33          PULB
FCAD 39          RTS

```

```

I,LOAD CONTROL BYTE
I,SET DIRECTION BIT LOW
I,STORE AND OUTPUT MODIFIED CONTROL BYTE

```

```

I,LOAD REQUIRED DRIVE NUMBER
I,IF DRIVE NUMBER > 3, HAVE ERROR
I,LOAD CONTROL BYTE
I,MASK OFF 6 MSB TO GET CURRENT DRIVE

```

```

I,IF CURRENT = REQUIRED, BRANCH TO ENABLE ROUTINE
I,IF NOT, UNLOAD HEAD
I,LOAD CONTROL BYTE
I,CLEAR DRIVE NUMBER BITS
I,SETUP REQUIRED DRIVE NUMBER
I,SETUP TO ENABLE BIT HIGH
I,OUTPUT TO CONTROL PORT
I,AND STORE
I,LOAD STATUS BYTE
I,TEST DRIVE READY BIT
I,IF NOT READY, HAVE ERROR

```

```

I,ERROR - DRIVE NUMBER INVALID
I,ERROR - DRIVE NOT READY OR NON-EXISTANT

```

```

I,LOAD CONTROL BYTE
I,SET STEP BIT HIGH
I,OUTPUT TO CONTROL PORT
I,SET STEP BIT LOW
I,OUTPUT TO CONTROL PORT
I,SET POINTER TO CURRENT TRACK NUMBER
I,TEST DIRECTION BIT
I,IF LOW, DECREMENT CURRENT TRACK NUMBER
I,IF HIGH, INCREMENT CURRENT TRACK NUMBER
I,DELAY 4MSEC (TRACK-TO-TRACK DELAY)

```

[illegible]

[illegible]

[illegible]

C-10

```

;
; WRITE DATA TO DISK
;
FDFB A600      LDAA 0xX
FDB1 0B      WRTLOP: LDAA 0xX
FDB2 C602      INCX
FDB4 F54010    NREADY: LDAB I,TDRA
FDB7 27F9      BITB SSDAST
FDB8 B74011    SEQ NREADY
FDB9 8C013B    STAA SSDAOP
FDBF 26EE      CPX I-NBUNFD+16
FDC1 39      BNE WRTLOP
                RTS

;
;
; SETUP CLOCK SYNC
;
FDC2 8610      CLKSYN: LDAA I+16
FDC4 4F00      CLOOP: INCX 0xX
FDC6 0B      DECA
FDC7 4A      BNE CLOOP
FDC8 26FA      RTS
FDCA 39

;
;
; CALCULATE A 16 BIT CHECKSUM
;
FDCB C602      LDAB I+2
FDCD F70268    STAB BUFLN
FDD0 C418      LDAB I+24
FDD2 F7026C    STAB BUFLN+1
FDD5 5F      CLR
FDD7 4F      CLRA
FDD7 A800      CKSUM1: ADDA
FDD9 C900      ADDB
FDDB 0B      INCX
FDDC 2A026C    DEC
FDE1 24F5      BNE CKSUM1
FDE1 7A0268    DEC
FDE4 26F1      BUFLN
FDE6 39      BNE CKSUM1
                RTS

;
;
; GET THE REQUIRED SECTOR
;
FDE7 37      GETSCT: PSNB
FDEB F60263    LDAB
FDEB C10F      CMPB I+15
FDED 2218      BHI NOSECT
FDEF 36      PSHA
FDF0 5A      DECB
FDF1 C40F      ANDB I,OFH
FDF3 8B09      BSR
FDF5 F60263    LDAB
FDF8 8B04      BSR
FDEA 32      PULA
FDFB 33      PULB

;
;
; LOAD REQUIRED SECTOR
;
; IF SECTOR NUMBER > 15, HAVE ERROR
;
; DECREMENT ACDB TO POINT TO PREVIOUS SECTOR
;
; SEEK REQUIRED SECTOR - 1
;
; LOAD REQUIRED SECTOR
;
; SEEK REQUIRED SECTOR

```


[illegible]

F44B	BDF0D00
F44C	BDF0D00
F44E	C01140
F451	86C2
F531	B8D2
F555	2546
F577	F74010
F58A	C601
F595A	F54010
F597	F27F9
F611	F64011
F646	A700
F666	08
F677	8C025C
F678	26EE
F686	86C8
F68E	B74010
F691D	F50140
F697	80FDCB
F6F7	F10259
F767	2617
F7C7	B1025A
F7F7	2612
F801	B01268
F804	F91048
F877	260E
F887	80E263
F8C8	B1014C
F8F8	260A
F917	9C
F927	9C
F937	2608
F977	C409
F997	2002
F998	C610
F9D0	00
F9D0	39

```

READI:  JSR      H0LDA0
        LD      L,D0B0FF
        LDAA    L,S0NSCH
        BSR     GETSCH
        BCS     RD1ERR
        STAA    SSDAC1
        LDAA    L,RDA
        R0L0P:  P0UTPUT DATA SYNC CODE TO SERIAL INTERFACE
        #TEST RECEIVE DATA AVAILABLE BIT
        #SEEK REQUIRED SECTOR
        #LOAD HEAD
        #LOAD START OF READ BUFFER INTO IX
        #LOAD DATA SYNC SEARCH CODE INTO ACCA

```

```
LDAA  SSRAIP      $IF DATA AVAILABLE, LOAD INTO ACCU
INX     0,X        $STORE IN BUFFER
INX     0,X        $INCREMENT BUFFER POINTER
INX     0,X        $TEST FOR END OF READ BUFFER
BNE     1,RRUFND+2
RRUFND+2
RDL00P
1,RESET          $IF END OF BLOCK
LDAA  0,X        $RESET BUFFER POINTER
INX     0,X        $INCREMENT BUFFER POINTER
INX     0,X        $CALCULATE CHECKSUM
JSR     CKSUM
JMP     1,RRUFND+2
```

COMPARE WITH CHECKSUM READ FROM DISK

COMPARE TRACK WITH READ TRACK

COMPARISON REQUIRED SECTOR WITH READ SECTOR

ERROR - CHECKSUM ERROR

ERROR - READ TRACK ◇ REQUIRED TRACK

ERROR - READ SECTOR <> REQUIRED SECTOR

SET UP THE SCEN

▶ MOVE SETUP CODES TO SERIAL INTERFACE

FE9F 860B
FEA1 B74010
FEA4 861C
FEA6 B74011
FEA9 864B
FEAB B74010
FEAE 860E
FEB0 B74011
FEB3 868B
FEB5 B74010
FEB8 8681
FEBA B74011
FEBD 86CB

[illegible]

[illegible]

```

FF76 C612      !
FF78 8E03F7    ! NHIREQ: LDAB      ! I,DSKIO      ! ERROR - DISK I/O ERROR
FF79 20C4      !   LDS      ! I,STKPTR    ! PRESTORE STACK POINTER
               !   BRA      ! RENTRY      !
               ! !
               ! ! INTERRUPT AND RESTART VECTORS
               ! !
               !   ORG      ! OFFFH      !
               ! !
FF7B FF75      ! IRQVEC: FDB      ! INTREQ      !
FF7C FF74      ! SWIVEC: FDB      ! SWIREQ      !
FF7D FF73      ! NHIVEC: FDB      ! NHIREQ      !
FF7E FF72      ! PRESET: FDB      ! PREINT      !
               ! !
               !   END      !
               ! !
               ! ASSEMBLY COMPLETE, NO ERRORS

```